Abstract-Integrated power electronics modules (IPEMs) represent an innovative typology of power electronics assemblies able to guarantee several advantages such as increasing of power density, better management of the thermal flows, and a significant reduction of the package sizes. Their characteristics make them suitable for applications like motor drives or power conditioning. IPEM usage in emerging fields like hybrid automotive traction and electric generation from renewable energy sources is continuously increasing. In this paper, we describe the implementation of a devised flow to generate the layer-based electrothermal PSpice model of an IPEM and the simulation flow of the model. The proposed modeling methodology allows reducing an electrothermal multidomain problem to an electrical single one. The general PSpice-like nature of the proposed model makes it suitable for a wide range of simulation frameworks where the integration of heterogeneous multiphysics models could be a difficult task. The outlining of both electrical and thermal PSpice layers is discussed, and the implementation into the final model, by the assistance of custom electronic-design-automation flow, is presented. Moreover, we describe the validation procedure of the proposed approach, and the results are compared with the ones obtained by a commercial finite-element-based package used as a benchmark. Two simulation approaches related to specific conversion systems, and related issues, are presented and discussed.
I. INTRODUCTION
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Digital Object Identifier 10.1109/TIE.2015.2420672 significant amount of power into relatively limited volumes and also in harsh environmental conditions [1] , [2] . Silicon device manufacturers producing goods in the field of power conversion are bearing significant investments in terms of facilities for implementing and qualifying new IPEM assembling lines in order to draw profit from an expected rise in market volumes.
Owing to the advancements in integration techniques of power devices, with the reduction of active die sizes, the design trend of IPEM recent generation moves toward the reduction of assembly volumes by maintaining, however, the same power management capabilities. Since contexts like automotive often involve very adverse environmental conditions, where the amount of power to be managed is on the order of tens of kilowatts and temperatures can exceed 100
• C, the design of modules able to efficiently and robustly manage thermal quantities becomes a necessity in order to guarantee stability and long lifetime to the systems [3] , [4] .
As already mentioned, the most critical aspect of IPEM design concerns the management of the heat generated by the active devices, usually unpackaged power MOSFETs, or insulated-gate bipolar transistors (IGBTs) and diodes, directly soldered on the internal direct bonded copper (DBC) substrate (see Fig. 1 ). However, the proposed modeling methodology is general and does not depend on the structure of the power module stack or on the DBC technology.
The design is performed by considering a package that hosts solid-state devices, DBC, and bond wires. A successful design should take into account some factors like the amount of managed power, the electrical operating conditions, the kind of used heat sink, and the boundary conditions where the IPEM is going to operate. A wrong design of the IPEM assembly brings heat management issues and generates unsuitable temperature peaks (hotspots) inside the active devices. In cyclic operating conditions, high variations of the junction temperatures significantly affect the device's lifetime [5] , [6] with the consequent lack of robustness and reliability for the whole power system that contains the module.
The availability of a predictive IPEM model able to take into account both the electrical and thermal behaviors is important in order to speed up the design and reduce the prototyping costs [7] .
Most activities related to IPEM electrothermal modeling focus on transient and steady-state thermal analyses of generic multichip power devices, either adopting finite-element approaches (FEAs) [8] , [9] or boundary element-based methods [10] - [12] . Past research activities were mainly addressed to generic assemblies of packaged discrete-power devices since IPEMs were not yet well recognized as stand-alone modules. Novel modeling approaches, having the specific purpose to obtain an electrothermal model of IPEM, date back to recent years. In such cases, some techniques try to analyze the IPEM physics with the purpose to model each domain in a separate way [13] .
In the modeling activities, the understanding of the thermal behavior of the device is essential, and the extraction of the thermal-impedance matrix is a quite common strategy. Usually, the matrix is extracted either from experimental measurements [14] , [15] or by refined 3-D thermal simulations. Alternative extraction methods based on finite-difference methods are quite diffused in the literature [16] , and some of them exploit modelorder-reduction methods together with generalized-minimizedresidual algorithms for solving heat equations [17] . Among the refined 3-D simulation techniques, the numerical computation approach through finite-element methods (FEMs) is the most diffused [18] . In both cases, the generated results consist in reduced models of the whole system and make use of a convolution/deconvolution method as a basic strategy of the problem resolution. The main limit of the described approaches relies on the difficulty of using the derived models, into the form they are finalized, in common simulation frameworks as the ones usually used by converter designers. In several cases, the aforementioned models require the use of proprietary software or external solvers that, through links with the electrical simulation platform, perform the thermal simulation [19] .
The approach proposed in [20] aims at reducing the complexity of the module thermal model. However, its use is developed within a direct simulation method that poses many limitations when the time constants of the systems (electrical and thermal) are quite different, and for this reason, its usefulness is highly questionable. In fact, the example given in [20] shows that a huge time of 70 h of simulation (by using a PC available at that time) is required in order to simulate two real minutes of working operations. It is also remarkable that other simplifying assumptions have been made in order to reduce the burden of the simulation runs: 1) The electrical parameters of the power devices are assumed constants with reference to the temperature; 2) the commutations of the switches have ideal behaviors; 3) a constant simulation step of 1 μs is used, and such a choice is quite improper (too big) to obtain accurate trajectories of the electrical switching events and too small for the needs of the thermal analysis; and 4) finally, a high cooling capacity that could be useful to shorten the time necessary to reach the steady state of the thermal part is ineffective in this respect.
In our case, as described in Section VII, only 1 ÷ 3 h are required for the complete PSpice electrothermal simulation without any of the mentioned simplifying assumptions of [20] . Furthermore, by performing separate simulation runs for the thermal and electrical layers, the PSpice package selects the proper time steps for the electrical part (in the range of fraction or a few nanoseconds) and a more coarse time step for the thermal analysis, thus achieving the goal of speeding up the simulation runs while preventing the loss of accuracy.
A thermal model approach based on the Fourier series is proposed in [21] with modeling analysis given in [22] . Even if it represents a good way to face the problem of the coupled electrothermal simulations, the accuracy given by finiteelement simulation tools is not achieved.
More discussion on the state of the art may be found by interested readers in [23] , where the advantages and drawbacks of the available software packages and methodologies are recalled. Moreover, in [23] , the authors try to overcome the limitations of the state of the art about the cosimulation of electrical and thermal systems. However, the proposal, even if fine, is not a general solution since it is devoted to a unique device, in a short-term behavior of a few microseconds according to a short-circuit transient. In the case of IPEM, the problem is the modeling of electrical and thermal systems featuring large different times to reach the steady-state behaviors; this case is not faced or feasible by the approach in [23] .
The methodology described in this paper allows overcoming many limitations encountered by using the state-of-the-art techniques. It is an alternative strategy leading to an electrothermal circuit model that may directly work in a standard PSpice-like platform. The proposed strategy allows overcoming all possible limitations that proprietary model solutions may pose to provide simulation models suitable for heterogeneous simulation platforms. As a consequence of the present approach, neither external links to mathematical frameworks nor custom solver engines are required at the level of final users [24] . Moreover, the part of the IPEM model, which is related to the thermal modeling, is generated through a customized electronic design automation (EDA) flow able to derive an equivalent PSpicelike netlist [25] . Finally, effects on the power losses due to nonideal interconnections (parasitic phenomena) are accounted by including in the implementation of the electric circuit the specific lumped parameters.
The validation of the proposed approach is demonstrated by modeling a prototype IPEM rated 600 V-75 A which accommodates six power-MOSFET dies. This paper describes the layer-based strategy that is adopted for generating both the electrical active-passive layer and the thermal one, linked together through a self-heating power-MOSFET macromodel. At present, both the accuracy and effectiveness of the generated model have been verified by using, as a benchmark, accurate simulation results (obtained by FEM packages) without comparison with experimental measurements. This latter activity is in progress and deserves specific papers to develop in the future. Finally, simulation issues that are related to the two case studies are discussed in order to highlight both the limits and the advantages arising from the application of the proposed approach.
II. ELECTRICAL AND THERMAL DOMAINS
A. IPEM Three-Phase Bridge Topology
Even if an IPEM may host different kinds of electrical schematic solutions, the ones devoted to motor drive applications have a three-phase bridge topology and accommodate either IGBTs or power-MOSFET devices according to the application specifications. While the IGBT devices need external antiparallel diodes, the power MOSFETs use their intrinsic body diodes [26] .
B. Abstraction Layers
In order to simplify the generation process of the whole model, two abstraction layers that are synthesized as PSpice netlists have been devised for representing respectively the electrical and thermal behaviors (see Fig. 2 ). This approach allows reducing a multidomain electrical-thermal problem to a single-domain electrical-thermal one.
The electrical layer takes into account the effects of passive connections on the power losses mainly by the parasitic inductances, while the thermal one reproduces the effect of heat propagation inside the module according to its boundary conditions. Moreover, the junction temperatures of the active devices are related to the power dissipated by the whole circuit and also considering the parameter variations. The two layers are then linked together by the self-heating macromodel of the power devices, which communicates its power dissipation to the thermal layer and receives from it the junction temperature values to be accounted for by the electrical layer.
The thermal layer is synthesized by using a Foster-type RC circuit having a group of current-controlled current generators used in order to represent the cross-heating effects. The RC parameters are automatically retrieved by using a custom synthesis flow able to process the FEM simulation results and to extract the whole PSpice netlist of the thermal part.
The electrical layer is derived by a FEM analysis which produces as a final result a RLC circuit (netlist) containing all passive contributions due to the bond wires, the ribbons, the metal paths, and the connectors. As it turns out, such RLC values slightly change with temperature, so the model should consider the variations of these passive parameters with respect to the temperature. However, in our temperature range, the inductance variations may be neglected if compared to the more significant variations, due to the temperature, occurring in the parameters of the active devices. A strong advantage of the proposed approach consists in the capability of generating both layers, and the active macromodel, independently of them being unrelated at the modeling stage.
C. Mapping of Domains
As already mentioned, the approach used aims at reducing the complexity of a multidomain problem to a single one. First of all, the objective of the domain reduction requires the application of the well-known analogy between the thermal systems and the electrical ones. In this respect, the junction and the ambient temperatures (T j and T a ) have been considered as node voltages, the thermal impedance Z th (t) as an "electrical" one, and the power dissipation P d (t) as a current source generator. The relationship that ties these quantities for a single component is
while in case of an IPEM, since the mutual impedance should be taken into consideration, the following matrix equation
The key factor of (1) or (2) is the synthesis of the Z th (t) parameters that may be done by using an automatic custom EDA flow as it is described in the following sections.
D. Main Advantages of Proposed Methodology
In synthesis, our electrothermal model has the following advantages and novelties with respect to the state of the art.
1) Concurrent approaches, which are mentioned in our
References section [9] , [13] , [15] , [22] , [23] , propose strategies that do not generate (for power modules) a final electrothermal model split in two distinct layers and implemented in a pure PSpice format. 2) The PSpice layers are conceived just to allow an easy implementation of iterative simulations for power modules, as described in Section VII. Iterative simulations are mandatory in order to account for the parameter variations of the active devices with the temperature [23] and to allow electrical and thermal simulations of systems that have time constants that differ by several orders of magnitude such as the power modules. Commercial simulation packages may do easily the same for single devices, but our methodology is the only way to face IPEM electrothermal simulations in reasonable time without excessive (unsuitable) burden of simulation time and data to be stored. 3) The Foster or Cauer RC circuits are well known in the literature, and they are used in order to model the thermal layer in case of a single device. In our work, an alternative electrical topology (composed by some Foster RC circuits) has been proposed. The circuit allows the computation of the cross-heating effects occurring in power modules. 4) The self-heating model of the active device is a pure spice macromodel, unlike other commercial solutions, and it may work in whatever PSpice compatible environment.
III. ELECTRICAL LAYER
In order to generate the electrical layer, looking to include the entire passive contributions due to the metal interconnections, a 3-D FEM simulation has been performed by using the Ansys Q3D Extractor tool [27] . Since the complete electrical layer of the IPEM contains many RLC parasitic parameters, our choice has been to simplify the layer itself without, however, any significant change on the whole accuracy or impact on the power losses. Accordingly, even if the FEM tool is able to generate the whole RLC parasitic parameters, only the inductances reported in Fig. 3 are taken into account because they play the major role in the envisaged range of working frequency of the IPEM. The extracted values of the parasitic inductances for the case study are given in Table I .
IV. THERMAL LAYER
The generation of the thermal layer is done by using the results of a series of FEM thermal simulations as source input data for synthesizing, through an automated topology-building and curve-fitting process, the PSpice electrothermal equivalent model. The PSpice netlist is prepared by adopting as model an RC Foster-type circuit (branch) since it fits sufficiently well with the thermal propagation phenomenon. The number of branches is related to the number of active devices within the module, while the number of RC pairs (poles) for each branch is related to the accuracy of the curve fitting. The branch parameter values mainly depend on the module geometry, on the used material properties, and also on the boundary conditions of the heat exchange.
A. Thermal FEM Simulation of IPEM
In single powered chips, simplified circuit approaches or more complicated analytical ones may successfully be used for estimating the junction temperature behavior [23] . In the case of multiple power source systems as IPEMs, where cross-heat propagation among dies is significant, FEM analyses represent the unique precise solution. Here, FEM simulations concerning the thermal analysis are performed by using the commercial package COMSOL [28] . First, the geometries are defined, and the material properties and boundary conditions are properly settled up. These first two steps are directly derived from the 3-D electrical FEM setup, and the boundary conditions are established according to the cooling conditions of the real system. Since the setup of the boundary conditions is fundamental in order to get accurate results in FEM simulations, in the case under investigation, we brought back the real case cooling condition to an analytic form that has been associated to a heat transfer coefficient of h = 1000 W/(m 2 K) by supposing a forced air-convection cooling mechanism. The top and side surfaces of the IPEM are considered adiabatic [29] . By using convection cooling, the exchange of thermal power Q between the fins of the heat sink and the air is
where A is the surface that is involved in the heat exchange, T s is its surface temperature, and T f is the fluid temperature. Moreover, thermal conduction is represented by the heat conduction equation where, for each material, c is the specific heat capacity, ρ is the density, k is the thermal conductivity (it is assumed to be not temperature dependent in our problem), T is the field temperature, and q is the heat generation. Several FEM simulations have been progressively performed by applying a set of input power excitations to the dies in order to generate heat within the IPEM and, hence, to calculate the thermal response on each active device (see Fig. 4 ). The input signals are applied for a time frame of 80 s. Such a time lasts enough to allow the electrothermal system to reach the steady-state behavior, in accordance with the geometry and the boundary conditions applied, and, in particular, with special reference to the applied heat transfer coefficient h that corresponds to a quite strong cooling system acting on the heat sink.
B. Curve Fitting of Thermal Impedances
The thermal simulation runs, which are described in the previous subheading A, produce a set of curves representing the thermal transients of the device junctions of the six dies for the considered frame time. Thermal impedances, for self-and mutual heating, are directly derived by using
where T jl (t) is the junction temperature of the device l when the die m is heated, T a is the ambient temperature, and P dm is the power dissipation into the die m. The ratio T j (t) over P d is called thermal impedance, and it is a time-dependent quantity. Despite its name, it does not correspond to the concept of the electrical impedance of the equivalent electrical network, but it represents the time variation of the temperature per watt of a heated element. Once the Z th curves are retrieved, an automated fitting process is used to determine all the RC coefficients of the envisaged equivalent PSpice circuits. Since, at this stage, we are not interested in retrieving the temperatures on all the IPEM stack points but only at the junction nodes, a Foster-type electrical equivalent network that consists of four RC parallel pairs connected in series (see Fig. 5 ) is used to represent the thermal impedance. Through this electrical network, it is possible to model the thermal behavior only at the junction nodes, but there is no correlation between the RC pairs and the physical layers of the module. Equation (6) is used as a model of the Fostertype circuit of Fig. 5 Z th (t) =
The circuit in Fig. 5 , and the analytical representation (6), considers a number of poles equal to four to represent the transient under investigation. This equation is chosen as the objective function within the fitting procedure used for retrieving the RC coefficient values, and it is better discussed in Section VI.
C. Model Generation of Thermal Layer
With reference to Fig. 6 , which represents the model of a power module containing six dies, the PSpice network of the thermal layer has been generated by assuming that the junction temperature of a generic die may be calculated as the sum of contributions due to the self-heating temperature, the ambient one (T a ), and the coupling effects due to the heat generation in other dies. The contribution due to a different die, e.g., die number 2 on die number 1, is evaluated by the flow of the current I d2 , which in the thermal equivalence is the power P d2 , through a current-controlled current source (cccs) (see Fig. 6 ). The I d2 effect on the die number 1, T 12 , is accounted for by the specific fourth-order Foster-type network Z th,12 (t) that is supplied by the cccs. Each cccs reads the current on the main branch and forces it, with a unitary amplification factor, on mutual-heating branches. At the end, the final temperature (equivalent voltage) on die 1 is given by several current contributions flowing on RC branches: self-heating contribution (I d1 on Z th11 ), mutual-heating contribution (I d12 , I d13 , . . . , I d16 on Z th12 , Z th13 , . . . , Z th16 ), and ambient temperature contribution T a . All these contributions are then summed by an adder which provided the T j1 value expressed in terms of voltage
V. THERMAL LAYER SYNTHESIS THROUGH DEDICATED EDA FLOW
Modeling the thermal layer is a quite long process because it implies both the implementation of the electrothermal equivalent PSpice circuit and the need of fitting several curves produced by FEM simulations. 
A. Synthesis Process
In order to speed up this procedure and thus reduce transcription errors in compiling the final netlist, the process is computerized by implementing an EDA synthesis flow able to generate the final PSpice thermal layer. In this way, a low impact of data transfer from different software platforms is obtained. The EDA tool, which is written in PERL language and is named Thermal-Layer Synthesizer (TLSynth), is able to take as an input the waveforms that are stored in a computer directory and interfaces itself with the MATLAB framework. The choice of PERL as the programming language is due to its multiplatform compatibility with different operating systems.
An outline of the whole EDA modeling flow is shown in Fig. 7 . The flow starts with the generation of FEM simulations performed by the use of the COMSOL package. Once the Z ij data are extracted, the results are stored in a file system directory whose path has to be set inside the TLSynth graphical user interface shown in Fig. 8 . Hence, a destination file path is specified, and the user must set both the number of active devices and the number of Foster poles that will be considered into the final network. By clicking the start button, the tool is able to interface itself with the MATLAB framework, and its optimization tool is exploited in order to calculate the RC coefficients of the final PSpice netlist.
It is important to highlight that the accuracy of the final model depends on the fine quality of the fitting procedure. To this aim, a check by TLSynth is done after each MATLAB call by evaluating the RSQUARE factor calculated by the optimization procedure. The synthesis process generates a thermal subcircuit model having n input current ports (equivalent power), an input voltage port (T a ambient), and n output voltage ports (junction temperature).
For the sake of a better understanding, a very simple example is shown in Fig. 9 . The synthesized schematic refers to the case of two active power devices.
B. Model Validation
In order to verify the accuracy and effectiveness of such a process to obtain a simplified thermal model, a test case has been set up as a workbench on a PSpice simulation environment. First of all, a circuit schematic is created by importing the set of generated thermal-layer netlists, as shown in Fig. 10 . Comparisons between the FEM data deriving from COMSOL simulations and PSpice simulated results are done for a generic power step combination input.
As a result, the comparison shows a good matching between the FEM and the TLSynth model waveforms. Fig. 11 shows the fine agreement between the junction temperatures on dies 1 and 4 being the simulations performed by COMSOL and by the synthesized electrothermal model. The assumption in this case is that the dies 1-3-5 are simultaneously powered while the dies 2-4-6 are not working.
VI. LAYER INTEGRATION THROUGH SELF-HEATING POWER-MOSFET MODEL
As already mentioned in the previous sections, the electrical layer and the thermal layer communicate through a selfheating power-MOSFET macromodel. Instead of following a pure physical approach, such a model implementation is based on a behavioral modeling strategy that is commonly used for modeling single discrete power devices [30] , [31] . The technique has been extended to the case of more power devices that are thermally interacting.
A. Electrothermal Model of Single Discrete Power Device
Single discrete power devices may be modeled by adopting an implementation approach that consists in linking some behavioral blocks representing device parameters [see Fig. 12(a) ] with a junction temperature variable (T _JU N CT ION ) whose value is retrieved by a feedback loop with a RC thermalimpedance network usually included in the macromodel [see Fig. 12(b) ]. This approach does not take into account crossheating effect phenomena since no other heating sources are considered beside the die. This self-heating modeling strategy results to be consistent with the expected results.
B. Electrothermal Model of Several Discrete Power Devices Working Within IPEM
When several close heat-generating dies have to be modeled, cross-heating effects must be considered, and the described single-source approach is not sufficient for addressing the multidie problem since the presented thermal-impedance network is only able to take into account self-heating effect. An extension of this model is implemented by substituting the RC thermal-impedance network [see Fig. 12(b) ] with the thermal layer described in this work through which the six-die macromodels thermally interact with each other.
C. Model Core
Since the active devices within the IPEM under investigation are power MOSFETs, a PSpice macromodel core is implemented starting from a standard basic level-3 MOSFET model (M1). The equations implemented in the macromodel are conceived so that the junction temperature results as a direct effect of power dissipation. The developed macromodel core is able to correlate some blocks describing the variations of basic parameters like V th , R ds,on , or BV dss with the temperature nodes retrieved through the thermal layer T-junction nodes.
The adopted behavioral approach has been preferred to a pure physical one because it brings advantages to the final PSpice simulations by reducing the computation time and often also by reducing the number of issues that are related to the convergence of the simulation runs, particularly when the system features several instances as in the case of IPEM systems.
VII. SIMULATION APPROACHES AND SIMULATION RESULTS
Since electrical time constants are lower than the thermal ones in case of IPEMs, a preliminary evaluation between the dynamic behaviors of the thermal and the electrical layers should be done before deciding what kind of simulation approach is better to adopt. Even if several kinds of methodologies may be outlined to perform the electrothermal simulation, usually, according to the different values of the time constants characterizing the two layers, a direct or an iterative method may be the choice for the simulation strategy to be adopted.
A. Direct and Iterative Approaches
A direct method may be adopted if the time constants characterizing the thermal and electrical subsystems are quite comparable [32] . The direct method refers to an approach where the two layers are strictly connected through a real-time feedback. A change of the electrical quantities instantly implies the temperature adjustments of the temperature-dependent quantities, and so forth. The IPEM case represents a typical example where the use of this approach, even if technically possible, is not advisable because the behavior of the thermal subsystem is estimated in the range of minutes (that may go up to tens of minutes) while the electrical part reaches the fully steady-state operating conditions in the order of hundreds of milliseconds.
Whenever the time constants of the two layers are quite different, then the iterative method represents a mandatory alternative to the direct one since, in this case, the simulation burden would result to be onerous to be performed in terms of both time and hardware resource requirements to collect the huge amount of data. The iterative method, whose flow is shown in Fig. 13 , implies a segregation of the electrical and thermal simulations. In other words, the two analyses are performed in separate ways, and iteratively, power losses and temperatures values are exchanged between the layers [23] until the maximum difference of the junction temperature (ΔT max,n ), related to the simulation step n, is below a prefixed threshold (convergence condition). Power losses may be retrieved either by using multiplier blocks located on the electrical layer, where instantaneous voltages and currents across the discrete power devices are detected and processed, or by using precompiled lookup tables containing the power loss values as a function of different load conditions, operating parameters, temperatures, etc. [32] , [33] . Even if the iterative method appears less compact than the direct one, and may pose some issues about the convergence, it often guarantees a viable use of the hardware resources and a reduction of the whole simulation time.
B. Iterative Method Simulation Results
In the iterative method, the values of the average power losses (P AVG ) are retrieved from the electrical layer and are provided as equivalent current sources to the thermal layer in order to get the temperatures on the junction nodes. The use of the average power values makes the simulation approach certainly faster, but it does not allow observing possible temperature peaks that may occur, during the thermal transient, near the heat source position.
The calculation of the power losses needs different approaches in relation to the kind of power converter to be analyzed. For example, in the case of a dc-dc converter that is operating at a constant power load, it is possible to outline a repetitive waveform for the power losses into the switching device having a period given by the inverse of the switching frequency, T s = 1/f s . In this case it is immediate to calculate P AVG because p(t) is the same in each period, as shown in Fig. 14 . On the contrary, in the case of inverter applications (see Fig. 15 ), retrieving P AVG is not a simple immediate process. This happens because, within a period T of the fundamental, each switching cycle (turn-on, conduction, and turnoff) occurs at different values of current (see the blue circle on I TA+ , Fig. 15 ). Consequently, the average power losses that occur at the x switching cycle, P AVG,x , is different from the one that occurs at the y switching cycle, P AVG,y . In conclusion, the active power dissipated during a period T may be obtained by averaging the powers calculated for each of the switching cycles.
The iterative simulation results referred to the mentioned inverter case are given in Table II where power losses and junction temperature values, for each die during each simulation step, are included. The last column of the table reports the quantity ΔT max,n calculated as the difference between the simulated junction temperature peaks at step n and step n − 1.
In the case study, the iteration procedure is stopped after four simulation steps since the convergence criterion, defined as
is met. It is worth mentioning that a very complex system which had no chance to be simulated in reasonable time with a direct method approach has instead been simulated, with some computational resources, by an iterative strategy in less than 3 h. 
VIII. CONCLUSION
A layer-based electrothermal PSpice modeling and simulation approach suitable for integrated power electronics modules has been developed. The strength of the proposed technique relies on the simplified nature of the final model. In fact, the model is derived starting from the electrical and thermal domains, allowing a simpler implementation as a single-domain electrical model. In this way, the model may be easily used in whatever kind of PSpice-like simulation framework. This approach overcomes many limitations of most concurrent approaches where the cosimulation between the two domains is performed through links between the electrical simulation environment and external mathematical solvers.
A custom EDA flow has been developed and used to generate the final thermal PSpice circuit through an automated processing of FEM data. Moreover, we have done the comparison between the FEM simulations and the results of the new model, verifying the good matching between the simulation data. Finally, we presented a simulation strategy and related flow with the aim to simulate power modules. Such systems have a large difference between the time constants of the electric and thermal domains; thus, they require an iterative approach in order to get a good tradeoff between simulation times and accuracies.
Future validation activities by comparison of simulated results and test measurements are still in progress, and with the implications of this work being quite extensive, the results will be presented in follow-ups of the present work. Gaetano Bazzano received the Laurea degree in electronics engineering from the University of Catania, Catania, Italy, in 1998.
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